

Cottonwood Schematics

Skylake-U

2015-07-08

REV : A00



DY : None Installed

UMA: UMA only installed


OPS: DISCRTE OPTIMUS installed

<Variant Name>		
DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Cover Page		
Size A3	Document Number	Rev A00
Date: Thursday, July 09, 2015		
Sheet 1 of 105		

Project code: 4PD05M010001
PCB P/N: 14275
Revision: A00

Cottonwood SKL-U Block Diagram

Vinafix.com



CHARGER	
BQ24770RUYR-GP 44	
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
TPS51225RUKR-GP 45	
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5 5V_PWR_2 5V_S5 3D3V_S5
CPU Core Power	
NCP81208MNTXG-GP 46-50	
NCP81382MNTXG-1-GP	
NCP81382MNTXG-1-GP	
NCP81253MNTBG-GP	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
DCBATOUT	+VCCGT
DCBATOUT	+VCCSA_VR
DDR3L SUS	
SY8206DQNC-GP-U 51	
APL5338XAI-TRG-GP	
INPUTS	OUTPUTS
DCBATOUT	1D35V_S3 0D675V_S0
CPU DCDC-V1D00A	
SY8208DQNC-GP-U 52	
INPUTS	OUTPUTS
DCBATOUT	1D0V_S5
LDO-V1D5V	
S-1339D15-M5001-GP 54	
INPUTS	OUTPUTS
3D3V_S5	1D5V_S0
LDO-V1D8V	
APL5930KAI-TRG 54	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S5
5V/3V_S0	
G5016KD1U 40	
INPUTS	OUTPUTS
5V_S5	5V_S0
3D3V_S5	3D3V_S0
VCCSTG	
SLG59M1470VTR 40	
INPUTS	OUTPUTS
1D0V_S5	+VCCSTG
VCCST	
SLG59M1470VTR 40	
INPUTS	OUTPUTS
1D0V_S5	+V1.00V_CPU



<Core Design>

Main Func = CPU

Vinafix.com

(Blanking)







SVID DATA

Layout Note:
The total Length of Data and Clock (from CPU to each VR) must
Route the Alert signal between the Clock and the Data signals.



SVID CLOCK



SVID_543016:

Figure 10-7. Routing Illustration for SVID Topology





Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R ₅₀₁ [°]	R ₅₀₂ [°]	R ₅₁ [°]	R ₅₂ [°]	VCC [V]
WDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.8
WDSCK							Empty	45	0	50	
VIDALERT #							56	Empt Y	220	0	

Vinafix.com


Dummy, Vendor suggest
20141117




HDMI

HDMI

Check



[57] HDMI_DATA2#
[57] HDMI_DATA2
[57] HDMI_DATA1#
[57] HDMI_DATA1
[57] HDMI_DATA0#
[57] HDMI_DATA0
[57] HDMI_CLK#
[57] HDMI_CLK



071.SKYLA.000U

(#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.

(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω \pm 1%	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k \pm 5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k \pm 5% resistor	NC



Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 Ω \pm 1% resistor.

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DISPLAY)**

Size: A3 Document Number: **Cottonwood SKL-U** Rev: **A00**

Date: Wednesday, July 08, 2015 Sheet: 8 of 105


Main Func = CPU

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Cottonwood SKL-U

Date:

Wednesday, July 08, 2015

Rev

A00

Sheet


9

 of

105

20140814 DAVID


CORE

0-1line 23w 28W
100% max current-1line max = 34 A


22U 0603 x 30

Power Plane Layout at 20140814

VCCSA



SLICED GT

0-1line 23w 28W
100% max current-1line max[A] = 67 A

22U 0603 x36

Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (04.5mD ESR)	Placed at primary side near to VR output
VCCGTs Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at primary side near to VR output
VCCIO Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at primary side near to VR output
VCCIO Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.


Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		
		8x 47uF 0805 (6-30)	Place as close to the package as possible
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
		3x 47uF 0805 (6-30)	Place as close to the package as possible
		7x 22uF 0603	
		3x 47uF 0805	Place as close to the package as possible
		5x 22uF 0603	Additional components needed when supporting 23e
VCCGTx	6x 10uF 0402		Place on secondary side, underneath the package
		8x 22uF 0603	Only needed when supporting 23e
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
		6x 10uF 0402	Place as close to the package as possible
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 1uF 0402	Place as close to the package as possible
VDDQ	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 10uF 0402	Place as close to the package as possible
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
VCCPL		1x 1uF 0402	Place as close to the package as possible
VCCST		1x 1uF 0402	Place as close to the package as possible


Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG			Placeholder only
VCCOPG	2x 10uF 0402		Place on secondary side, underneath the package
VCCOPG	1x 10uF 0402		Place on secondary side, underneath the package
	6x 1uF 0201		


PCH DERIVED RAILS




UNSLICED GT



VCCIO



+VCCMPHYGTAON_1P0 (ICCMAX.=2.12A)



Layout Note:

1uF:

C1174 near N15

C1180 near K15

C1173 near AF20

C1172 near N18



C1175 near AB19

22uF :

C1182 C1184 near N15

10uF:

C1176 near N15



Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)_SODIMM _SODIMM4

Size A4	Document Number Cottonwood SKL-U	Rev A00
------------	--	-------------------

Date: Wednesday, July 08, 2015 Sheet 14 of 105

Main Func = PCH




Table 8-1. Switchable Graphics GPIO Requirements


GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

<Core Design>

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (CS-2/EMMC)

Size

A3

Document Number

Cottonwood SKL-U

Date

Wednesday, July 08, 2015

Rev

A00


Sheet

15

of

105

5
Main Func = PCH



5
Main Func = PCH

PCH strap pin:

eSPI or LPC	Sampled at rising edge of RSMRST#
SML0ALERT# / GPP_C5	This signal has a weak internal pull-down. 0 = LPC is selected for EC. 1 = eSPI is selected for EC.
This signal has a weak internal pull-down.	



This signal has a weak internal pull-down.




Vinafix.com

PLACE WITHIN 1.1 INCH OF PCH


PLACE WITHIN 1.1 INCH OF PCH



RCIN#:
Frequency to Avoid: 33 MHz



WLAN















071.SKYLA

PCH strap pin:

BOOT HALT	
SPI0_MOSI	0 = ENABLED 1 = DISABLED WEAK INTERNAL PU

This signal has a weak internal pull-up.

This signal has a weak internal pull-up



Layout: Place at the open door area

<Core Design:



Title **GPU (LPC/SPI/SMBUS/CI/CLK)**

Size A2	Document Number Cottonwood SKL-U	Rev A
------------	--	-----------------


Date: Thursday, July 23, 2015 Sheet 18 of 105

Main Func = PCH

Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. ★ 1 = Port C is detected.

These two signals have weak internal pull-down.



PCH strap pin:


Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDOOUT	Low = Default ★ High = Enable





The internal pull-down is disabled after PLTRST# deasserts

PCH strap pin:

NO REBOOT	
HDA_SPKR	★ Low = Enable (Default) High = Disable

The internal pull-down is disabled after PLTRST# deasserts






<Core Design>

Main Func = PCH

Vinafix.com



071.SKYLA.000U



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)

Size
A4

Document Number


Cottonwood SKL-U

Rev
A00


Date: Wednesday, July 08, 2015

Sheet 22 of 105

20140814 DAVID




Main Func = SPI Flash



Source	QUAD/DUAL fast read	DUAL fast read	SFDP
72.25Q64.K01	0	0	0
72.25647.00A	0	0	0
072.25864.0001	0	0	0

Main Func = RTC



Vinafix.com

PWM FAN1

Layout Note:
Signal Routing Guideline:
Trace width = 15mil

2.System Sensor, Put on palm rest

Layout Note:
C2607 close THM2601

Layout Note:
Both DXN and DXP routing 10 mil trace width and 10 mil spacing.

TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

KBC T8

Close to Thermal sensor

Close to KBC
VD_IN1 for system thermal sensor

<Core Design>

Dell Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **THERMAL NCT7718W/Fan**
Size: A3 Document Number: **Cottonwood SKL-U** Rev: **A00**
Date: Thursday, July 09, 2015 Sheet: 26 of 105

Layout Note:
Signal Routing Guideline:
Trace width = 15mil

Layout Note:
Signal Routing Guideline:
Trace width = 15mil

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

THERMAL NCT7718W/FanSize
A3



Document Number

Cottonwood SKL-U


Date: Thursday, July 09, 2015

Sheet 26 of 105





A00




Layout Note: Close pin9
Remove PVDD5V power rail
By shortpad (current risk)




Azalia I/F EMI



Layout Note: 
Tied at point only under
Codec or near the Codec

Remove AUD_SENSSE_A Pull high to +3V_AVDD & pull high resistor (R2722 100KR2J)
The Vendor review , modify time : 20141114



◀Core Design▶

Vinafix.com



Main Func = Audio

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Cottonwood SKL-U

Rev
A00

Date: Wednesday, July 08, 2015


Sheet 30 of 105

Main Func = LAN

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XFOM&RJ45



Size	Document Number	Rev
A3	Cottonwood SKL-U	A00

Date: Wednesday, July 08, 2015	Sheet 32 of 105
--------------------------------	-----------------

5
Main Func = Card Reader

Main Func = USB3.0 Port1

Vinafix.com






<Core Design>

DELL			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
USB switch					
Size	Document Number				Rev
	Cottonwood SKL-U				A00
Date: Wednesday, July 08, 2015			Sheet 35 of 105		

Main Func = USB3.0 Port1




USB2.0 Port2 and USB2.0 Port3 are on IOBD

USB3.0 Port1



USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

USB3.0 Port2



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		USB30	
Size	Document Number	Rev	
A3	Cottonwood SKL-U	A00	
Date:	Thursday, July 09, 2015	Sheet	36 of 105

Main Func = USB2.0

Vinafix.com



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB20

Size	Document Number	Rev
A3	Cottonwood SKL-U	A00

Date: Wednesday, July 08, 2015	Sheet 37 of 105
--------------------------------	-----------------

Main Func = USB3.0 Port1

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Cottonwood SKL-U

Rev
A00

Date: Wednesday, July 08, 2015

Sheet 38 of 105

Main Func = USB3.0 Port1

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Cottonwood SKL-U

Rev
A00

Date: Wednesday, July 08, 2015

Sheet 39 of 105

3D3V_S5

R4101

3D3V_S5_PCH

NON_DS3

0R5J-5-GP

Obs reason:
For new project,
pls help to use cost down version
SY6288C10CAC for instead.

[24] PCH_ALW_ON >>>

3D3V_S5

C4102

DS3

SC1U10V2KX-1GP

DS3

SY6288C10CAC-GP

074.06288.0079 (OBS)

RdsON: 100m ohm

U4101

OUT#8

OUT#7

OUT#6

OC#

EN

IN#3

IN#2

GND

U4101_OUT

U4101_OUT

R4103

OR0603-PAD-2-GP-U

3D3V_S5_PCH

C4101

DS3

SC1U10V2KX-1GP

DS3




Sheet 41 of 105


Main Func = DIMM1
Main Func = DIMM2

Vinafix.com
VREF CIRCUITRY


Layout Note:
Place Close DIMMs



Layout Note:
Place Close DIMM1








TPS51225 & TPS51285 Co-lay

	TPS51225	TPS51285
R1	100K	20K
R2	64.9K	13K
R3	DY	200

Main Func = CPU_CORE

SKU	TDP[W]	Core+Ring+LLC	GT	GTx	SA	VCCI	VCCST	VCCDDQ	VCCOPC	VCCE0P10
SKL-Y(2+2)	4	16	20	N/A	4.1	3	0.1	2	N/A	N/A
SKL-U (2+2)	15	28	31	N/A	4.5	3	0.075	2	NA	N/A
SKL-U (2+3e, 64MB)	15	29	57	7	5.1	3.1	0.12	2	3	3
	28	29	57	7	5.1	3.1	0.12	2	3	3


SKU	TDP [W]	Turbo Power [W]	TDC Core+Ring+LLC [A]	TDC GT [A]	TDC GTx [A]	TDC SA [A]
SKL-Y	4	14	12	11	N/A	3.7
SKL-U (2+2)	15	29	21	10	N/A	3.7
	15	48	21	32	4	4.5
SKL-U (2+3e, 64 MB)	28	51	23	35	5	4.5



Main Func = CPU_CORE

SKU	TDP[W]	Core+Ring+LLC	GT	GTx	SA	VCCI O	VCCST	VCCDDQ	VCCOPC	VCCEPIO
SKL-V(2+2)	4	16	20	N/A	4.1	3	0.1	2	N/A	N/A
SKL-U (2+2)	15	28	31	N/A	4.5	3	0.075	2	NA	N/A
SKL-U (2+3e, 64MB)	15	29	57	7	5.1	3.1	0.12	2	3	3
	28	29	57	7	5.1	3.1	0.12	2	3	3

SKU	TDP[W]	Turbo Power [W]	TDC Core+Ring+LLC [A]	TDC GT [A]	TDC GTx [A]	TDC SA [A]
SKL-V	4	14	12	11	N/A	3.7
SKL-U (2+2)	15	29	21	18	N/A	3.7
SKL-U (2+3e, 64 MB)	15	48	21	32	4	4.5
	28	51	23	35	5	4.5




<Core Design>

Main Func = CPU_CORE

SKU	TDP[W]	Core+Ring+LLC	GT	GTx	SA	VCCI	VCCST	VCCDDQ	VCCOPC	VCCEOPID
SKL-Y(2+2)	4	16	20	N/A	4.1	3	0.1	2	N/A	N/A
SKL-U (2+2)	15	28	31	N/A	4.5	3	0.075	2	NA	N/A
SKL-U (2+3e, 64MB)	15	29	57	7	5.1	3.1	0.12	2	3	3
	28	29								

SKU	TDP [W]	Turbo Power [W]	TDC Core+Ring+LLC [A]	TDC GT [A]	TDC GTx [A]	TDC SA [A]
SKL-Y	4	14	12	11	N/A	3.7
SKL-U (2+2)	15	29	21	10	N/A	3.7
SKL-U (2+3e, 64 MB)	15	48	21	32	4	4.5
	28	51	23	35	5	4.5



Confirm with EE:
22uF 0805 total 36pcs (DY 8 pcs)


Confirm this name:
page 46 PR4616 sense name
+VCCGT

MagLayer: 7.2 x 6.7 x 4.0 mm
DCR: 0.66 m ohm
Idc: 36A, Isat: 45A

Vinafix.com




<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title NCP81210MN_CPU_VCCGTUS				
Size A2	Document Number Cottonwood SKL-U			Rev A00
Date: Wednesday, July 08, 2015 Sheet 49 of 105				



SKU	TDP[W]	Core+Ring+LLC	GT	GTx	SA	VCCI O	VCCST	VCCDDQ	VCCOPC	VCCEPIO
SKL-Y(2+2)	4	16	20	N/A	4.1	3	0.1	2	N/A	N/A
SKL-U (2+2)	15	28	31	N/A	4.5	3	0.075	2	NA	N/A
SKL-U (2+3e, 64MB)	15	29	57	7	5.1	3.1	0.12	2	3	3
	28	29	57	7	5.1	3.1	0.12	2	3	3

SKU	TDP [W]	Turbo Power [W]	TDC Core-Ring+LLC [A]	TDC GT [A]	TDC GTx [A]	TDC SA [A]
SKL-Y	4	14	12	11	N/A	3.7
SKL-U (2+2)	15	29	21	18	N/A	3.7
SKL-U (2+3e, 64 MB)	15	48	21	32	4	4.5
	28	51	23	35	5	4.5



SY8206D for 1D35V

Vinafix.com




20140728 david

<Core Design>


Main Func = 1D0V

Vinafix.com




Ocp Setting	
High	16A
Floating	12A
Low	8A

TLV70215 for 1D5V_S0



APL5930 for 1D8V_S5



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LDO-V1D5V&V1D8V


Size	Document Number
------	-----------------

ment Number
Cottonwood SKL-U


Rev
A00

Date: Wednesday, July 08, 2015

Sheet 53 of 105

	5	4	3	2	1	
D	<div>Vinafix.com</div>					D
C						C
B	<div>  </div>					B
A	<div> <div> <div><Variant Name></div> <div> <div>Title</div> <div><Title></div> </div> <div> <div>Size</div> <div>A</div> </div> <div> <div>Document Number</div> <div><Doc></div> </div> <div> <div>Rev</div> <div>A00</div> </div> </div> <div> <div>Date:</div> <div>Wednesday, July 08, 2015</div> <div>Sheet</div> <div>54</div> <div>of</div> <div>105</div> </div> </div>					A
	5	4	3	2	1	


Panel Conn.



Power Pin Count : 7






GND Pin Count : 9

HSYNC




Change from 10k ohm (J) to 10k ohm (F)
20150423

Change 1
20150423




Remove 00hm pad R5508,R5509 by A00 version




Remove CMC TR5502 by A00 version

1 2 << >> USB_CPU_PP6 [16]


CAMERA POWER




INVERTER POWER



SENSOR POWER




TOUCH PANEL POWER




Vinafix.com










-Core Design-		
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.
Title CRT		
Size A2	Document Number Cottonwood SKL-U	Rev A00
Date: Wednesday, July 08, 2015 Sheet 66 of 106		


Main Func = HDMI





Change symbol part number, because origin symbol is DELL OBS part



HDMI CONN



Vendor suggest, Dummy for floating
20141117



(Blanking)




(Blanking)




Main Func = HDD


SATA HDD Connector



Remove 5V_HDD & 5V_HDD_SIP power rail
By shortpad (current risk)



Layout Note:
Place near HDD1



CONN		FFC
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
GND	P1	
GND	P2	
GND	P3	
5V	P4	10
5V	P5	11
5V	P6	12
GND	P7	
GND	P8	


Main Func = ODD

Main Func = WLAN

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
NGFF WLAN CONN

Size
A3

Document Number
Cottonwood SKL-U

Rev
A00


Date: Wednesday, July 08, 2015Sheet 61 of 105

Vinafix.com

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Cottonwood SKL-U		Rev A00
Date: Wednesday, July 08, 2015		Sheet 62 of	105

(Blanking)




<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Cottonwood SKL-U		Rev A00
Date: Wednesday, July 08, 2015		Sheet 63 of	105

Date: Wednesday, July 08, 2015 Sheet 65 of 105


Main Func = IO Connector




EMI Reserve , 20141118



Remove 00hm pad R6601,R6602 by A00 version




Remove 00hm pad R6603,R6604 by A00 version



Remove CMC TR6603 by A00 version

EMI Reserve , 20141118



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size
A4

Document Number

Cottonwood SKL-U

Rev

A00


Date: Tuesday, July 21, 2015

Sheet 66 of 105

Main Func = Debug

Vinafix.com

Debug Connector



20.D0075.110: Dummy Pad with solder mask is ZZ.D0075.11001
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number





Cottonwood SKL-U

Rev

A00


Date: Thursday, July 23, 2015

Sheet 67 of 105




<Core Design>




LID sensoe




combine G



G sensor




Free Fall Sensor



Note:
 (1) Keep all signals are the same trace width. (included VDD, GND).
 (2) No VIA under IC bottom.

Note:
 - no via, trace, under the sensor (keep out area around 2mm)
 - stay away from the screw hole or metal shield soldering joints
 - design PCB pad based on our sensor LGA pad size (add 0.1mm)
 - solder stencil opening to 90% of the PCB pad size
 - mount the sensor near the center of mass of the NB as possible as you can

Please help to close with U6602



<Core Design>



Vinafix.com




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 PORT			
Size	Document Number		Rev
A3	Cottonwood SKL-U		A00
Date:	Tuesday, July 21, 2015	Sheet	71 of 105

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Cottonwood SKL-U	A00
Date:	Tuesday, July 21, 2015	Sheet 72 of 105

Vinafix.com

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Cottonwood SKL-U		A00
Date:	Tuesday, July 21, 2015		Sheet 73 of 105

Vinafix.com

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Cottonwood SKL-U		Rev A00
Date: Tuesday, July 21, 2015	Sheet	74	of 105

Vinafix.com



Vinafix.com



Vinafix.com



Main Func = dGPU

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			GPU-VRAM1,2 (1/4)	
Size	Document Number		Rev	
A3	Cottonwood SKL-U		A00	
Date:	Tuesday, July 21, 2015		Sheet	80 of 105

Main Func = dGPU

Vinafix.com



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM3,4 (2/4)			
Size	Document Number		Rev
A3	Cottonwood SKL-U		A00
Date: Tuesday, July 21, 2015		Sheet 81 of	105

Main Func = dGPU

Vinafix.com



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number		Rev
A3	Cottonwood SKL-U		A00
Date:	Tuesday, July 21, 2015	Sheet	82 of 105

Main Func = dGPU

Vinafix.com



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM7,8 (4/4)			
Size	Document Number		Rev
A3	Cottonwood SKL-U		A00
Date:	Tuesday, July 21, 2015		Sheet 83 of 105

Main Func = dGPU

Vinafix.com



(Blanking)



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Cottonwood SKL-U		A00
Date:	Tuesday, July 21, 2015		Sheet 86 of 105

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Cottonwood SKL-U	Rev A00
------------	--	-------------------


Date: Tuesday, July 21, 2015	Sheet 87 of 105
------------------------------	-----------------

Main Func = UnusedParts


34.43E24.001




ZZ.00PAD.7F1



34.4WZ01.201




ZZ.00PAD.7G1



Modify at DVT1 20150204


SSID = EMI

Mind the voltage rating of the caps.




Change to 0.1uF at 20150427 for EMI

SSID = RF



Change to 0.1uF at 20150427 for EMI



Change to 0.1uF at 20150427 for EMI

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size A3	Document Number	Rev A00
Date: Tuesday, July 21, 2015	Sheet 88 of 105	

Vinafix.com

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Cottonwood SKL-U		Rev A00
Date: Tuesday, July 21, 2015	Sheet	89	of 105

Vinafix.com

(Blanking)




<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Cottonwood SKL-U		Rev A00
Date: Tuesday, July 21, 2015	Sheet	90	of 105

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Finger Print			
Size A4	Document Number Cottonwood SKL-U		Rev A00
Date: Tuesday, July 21, 2015		Sheet 91 of	105



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Cottonwood SKL-U

Rev
A00

Date: Tuesday, July 21, 2015

Sheet 93 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)


Size
A3

Document Number
Cottonwood SKL-U

Rev
A00

Date: Tuesday, July 21, 2015

Sheet 94 of 105



(Blanking)

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		LVDS Switch	
Size	Document Number	Rev	
A3	Cottonwood SKL-U	A00	
Date:	Tuesday, July 21, 2015	Sheet	96 of 105


Vinafix.com

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size	Document Number		Rev
A3	Cottonwood SKL-U		A00
Date:	Tuesday, July 21, 2015		Sheet 97 of 105



CLK Block Diagram

Vinafix.com



[illegible]

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A3

Document Number


Cottonwood SKL-U

Rev

Date: Tuesday, July 21, 2015

Sheet 100 of 105


105




Vinafix.com



Thermal Block Diagram



Audio Block Diagram



Vinafix.com



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SIP connector

Size
A

Document Number

Cottonwood SKL-U

Rev

A00

Date: Tuesday, July 21, 2015

Sheet 105 of 105